## 6.004 Recitation Problems L15 – Memory Hierarchy

Keep the most often-used data in a small, fast SRAM (often local to CPU chip). The reason this strategy works: LOCALITY.

- Temporal locality: If a location has been accessed recently, it is likely to be accessed (reused) soon
- Spatial locality: If a location has been accessed recently, it is likely that nearby locations will be accessed soon

### AMAT(Average Memory Access Time) = HitTime + MissRatio \* MissPenalty

	Address		Address	Main	
CPU	Data	Cache	, Data ,	Memory	

#### Problem 1. ★

Belly Eyelash is designing a processor and is analyzing the performance of different numbers of cache levels. Without any caches, Belly's main memory has an access time of 140 cycles.



(A) As a test, Belly adds a 32 KB Level 1 (L1) cache that has single-cycle reads/writes, and runs a long computation, during which she observes a new AMAT of 10. What is the hit ratio for the Level 1 cache during this test?

(B) Next, Belly adds a 256 KB Level 2 (L2) cache between the L1 cache and main memory. The L2 cache takes 4 cycles to decide if the a memory access is a hit or a miss. After running the same computation with this new memory hierarchy, Belly observes an improved AMAT of 1.45. Assume that the hit rate for the L1 cache is the same as in (A). What is the hit ratio for the Level 2 cache during this test?

$$\begin{bmatrix} 1 & 4 & 140 \\ \hline & & A & A & T = 1.45 = 1 + (miss Raviol) (4 + (miss Raviol) (4 + (miss Raviol) (4 + (miss Raviol) (4) + (m$$

(C) Finally, Belly adds a 10 MB Level 3 (L3) cache between the L2 cache and main memory. After running the same test as before, she observes that the main memory was accessed once for every 140 accesses to the L3 cache. If Belly wants to achieve an AMAT of 1.3 for this computation, what is the maximum number of clock cycles that the Level 3 cache can take to decide if a memory access is a hit or a miss? Assume that the L1 and L2 caches can not be changed and they have the same hit rates observed in (A) and (B).

$$AMAT = 1.3 = 1 + (\frac{9}{140})(4 + (3/140)(Hirtime3 + (\frac{9}{140})140))$$
  

$$0.3 \times 140^{2} = 9.140 \cdot (4 + 3(hirtime3 + 1))$$
  

$$\Rightarrow hirtime3 = (0.3 \times 140^{2} - 36 \times 140)/27 - 1$$
  

$$Hirt Time (= 30)$$

# Basic Cache Algorithm (Reads)



## **Direct-Mapped Caches**

- Each word in memory maps into a single cache line
- Access (for cache with 2<sup>w</sup> lines):
  - Index into cache with W address bits (the index bits)
  - Read out valid bit, tag, and data
  - If valid bit == 1 and tag matches upper address bits, HIT



every cache live holds I block of m Example: Direct-	ency Ma	pp	of support byte Alben exter ed Cact	nes nes	(l.s. maroconvolles Mere lat lensing is mare
64-line direct-mapped cache <i>Read Mem[0x400C]</i> 0100 0000 0000 1100 TAG: 0x40 INDEX: 0x3 OFFSET: 0x0	<ul> <li>64</li> <li>Valid</li> <li>0</li> <li>1</li> <li>2</li> <li>3</li> <li>4</li> </ul>	bit 1 1 1 1 0	Tag (24 bits)         0x000058         0x000058         0x000058         0x000058         0x000040         0x00007	x bits Data (32 bits) ØxDEADBEEF Øx00000000 Øx00000007 Øx42424242 Øx6FBA2381	Impertant)
HIT, DATA 0x42424242 Would 0x4008 hit? INDEX: 0x2 $\rightarrow$ tag mismatch $\rightarrow$ MISS	63	:	: 0x000058	: ØxF7324A32	

Part of the address (index bits) is encoded in the location Tag + Index bits unambiguously identify the data's address

# **Block Size**

# blocks : 2 tag

- Take advantage of spatial locality: Store multiple words per data block
  - Another advantage: Reduces size of tag memory!
  - Potential disadvantage: Fewer blocks in the cache
- Example: 4-block, 16-word direct-mapped cache



1024

### Problem 2.

32

ache The RISC-V Engineering Team is working on the design of a cache. They've decided that the cache will have a total of  $2^{10} = 1024$  data words, but are still thinking about the other aspects of the cache architecture.

First assume the team chooses to build a direct-mapped cache with a block size of 4 words. = 16 by set

(A) Please answer the following questions:

bits total

Number of lines in the cache: <u>7</u>56

1024 words/cache [cuche lines] Ywoods/block = 256 = blocks

Tay: 20 6+ Index: 8 62+ Officer: 4 6+

(B) This cache takes 2 clock cycles to determine if a memory access is a hit or a miss and, if it's a hit, return data to the processor. If the access is a miss, the cache takes 20 additional clock *cycles* to fill the cache line and return the requested word to the processor. If the hit rate is 90%, what is the processor's average memory access time in clock cycles?

Average memory access time assuming 90% hit rate (clock cycles):

AMAT = 2 + missicate × 20 => mill rate = 10% 2 + 0.1(20) = 2 + 2 = 4

# byees in block Ywods in block = ) 16 byees block

8 bit-y byte=wood 7 words in block (depends Gn cade

8 bit = byte

### Problem 3. ★

(A) The timing for a particular cache is as follows: checking the cache takes 1 cycle. If there's a hit the data is returned to the CPU at the end of the first cycle. If there's a miss, it takes 10 *additional* cycles to retrieve the word from main memory, store it in the cache, and return it to the CPU. If we want an average memory access time of 1.4 cycles, what is the minimum possible value for the cache's hit ratio?

*missigntin* X 10 = 1.4 Minimum possible value of hit ratio: 96% 142 / 0.4/10 = 0.04 = miss ratio (B) If the cache block size, i.e., words/cache line, is doubled but the total number of data words Indue 61+ in the cache is unchanged, how will the following cache parameters change? Please circle the best answer. Indux bors 1 = # 10 che # of offset bits: UNCHANGED ... +1 /... -1 ... 2x ... 0.5x ... CAN'T TELL # of tag bits: (UNCHANGED) ... +1 ... -1 ... 2x ... 0.5x ... CAN'T TELL # of cache lines: UNCHANGED ... +1 ... -1 ... 2x ... 0.5x ... CAN'T TELL Consider a direct-mapped cache with 64 total data words with 1 word/cache line. This cache 64 = 26 indx 6ts = 6architecture is used for parts (C) through (F). (C) If cache line number 5 is valid and its tag field has the value 0x1234, what is the address in main memory of the data word currently residing in cache line 5? Main memory address of data word in cache line 5:  $0x_1 / 234 / 4$ 0600010100 = 0 (ndy // tell K 1234 // tell assembler to start at The program shown on the right // address 0 repeatedly executes an inner loop that outer loop: sums the 16 elements of an array that is • addi x4, x0, 16 // initialize loop index J stored starting in location 0x310. • mv x1, x0 // x1 holds sum, initially 0 The program is executed for many // add up elements in array loop: iterations, then a measurement of the subi x4, x4, 1 // decrement index cache statistics is made during one slli x2, x4, 2 // convert to byte offset iteration through all the code, i.e., .lw x3, 0x310(x2) // load value from A[J] starting with the execution of the radd x1, x1, x3 // add to sum instruction labeled outer\_loop: until bne x4, x0, loop // loop until all words are summed just before the next time that instruction is executed. j outer\_loop // perform test again!

bottom 2 hex dignes are indx bit fottset

L15 – Memory Hierarchy

(D) In total, how many instruction fetches occur during one complete iteration of the outer loop? How many data reads? Number of instruction fetches: \_\_\_\_\_\_\_\_ instruction town Number of data reads: \_\_\_\_6 = 2+5×16+1 (E) How many instruction fetch misses occur during one complete iteration of the outer loop? How many data read misses? Hint: remember that the array starts at address 0x310. Z assumption: they were Number of instruction fetch misses: Not centry Cold Misses (nothing Gt all) Data: 0x 310, 0x 314, 0x 310 extre Gr320

(F) What is the hit ratio measured after one complete iteration of the outer loop?

91/99 Hit ratio: 91=83+6

0x 3/0 1 outer\_loop: 0x0 addi x4, x0, 16 // initialize loop index J Ox10 here same Index in **≬**x 4. mv x1, x0 // x1 holds sum, initially 0 loop: // add up elements in array
()? subi x4, x4, 1 // decrement index
() slli x2, x4, 2 // convert to byte offset
() lw x2 () 210(12) // convert to byte offset dx(0) lw x3, 0x310(x2) // load value from A[J] cache I **0x** 4 add x1, x1, x3 // add to sum // loop until all words are summe http://www.icen.com // perform test again!